## **CLAIMS**

## What is claimed is:

A level converter for interfacing two circuits supplied by different supply			
voltages, said level converter comprising:			
first buffer receiving an input signal, said first buffer being connected between a			
upply and a supply return;			
second buffer receiving an output of said first buffer, connected between a first			
supply and said supply return; and			
supply select between said first supply and said virtual supply, said supply select			
receiving an output from said second buffer and selectively passing a first supply voltage			
first supply or a reduced supply voltage to said virtual supply line responsive to			
put from said second buffer output.			
A level converter as in claim 1, wherein said second buffer is an inverter.			
A level converter as in claim 1, wherein said supply select is a supply switch in			
with at least one diode, both connected between said first supply and said virtual			
A level converter as in claim 3, wherein said supply switch is a field effect			
A level converter as in claim 3, wherein said supply switch is a field effect or (FET) gated by said output of said second buffer and said at least one diode is a			

(PFET) and said at least one diode connected FET an N-type FET (NFET) diode.

A level converter as in claim 4, wherein said supply switch FET is a P-type FET

5.

1

2

1	6.	A level converter as in claim 5, wherein said at least one diode connected NFET	
2	is a pa	nir of series connected NFET diodes.	
1	7.	A level converter as in claim 5, wherein said second buffer is a CMOS inverter.	
1	8.	A level converter as in claim 7, wherein said first buffer is a CMOS inverter.	
1	9.	A level converter as in claim 7, wherein said first buffer is a logic gate.	
1	10.	A level converter as in claim 7, wherein said logic gate is a NAND gate.	
1 2	11. having	A level converter as in claim 5, wherein said CMOS inverter includes an NFET g a threshold higher than other NFETs in said level converter.	
1	12.	A voltage level converter circuit comprising:	
2		a first inverter with a first inverter input, a first inverter output, a first inverter	
3	groun	d connected to a circuit ground, and a first inverter voltage supply;	
4		a threshold drop element connected between a circuit high voltage supply and the	
5	first inverter voltage supply;		
6		a second inverter with a second inverter input connected to the first inverter	
7	output, a second inverter output, a second inverter ground connected to the circuit		
8	ground, and a second inverter voltage supply connected to the circuit high voltage supply;		
9	and		
10		a voltage feedback element connected between the circuit high voltage supply and	
11	the fir	st inverter voltage supply, the voltage feedback element having an input connected	

12

13

14

15

to the second inverter output, wherein when the second inverter output has a low value,

the voltage feedback element causes the first inverter voltage supply to approach the

value of the circuit high voltage supply to make the first inverter output high thereby

eliminating a standby power in the second inverter.

1.	13.	A voltage level converter circuit, as in claim 12, wherein the threshold drop			
2	eleme	element provides the first inverter voltage supply with a lower voltage than the circuit			
3	high v	high voltage supply when the first inverter input is high, whereby standby power is			
4	substa	antially eliminated in the first inverter.			
1	14.	A circuit, as in claim 13, wherein the threshold drop element is at least one			
2	transi	stor.			
1	15.	A circuit, as in claim 14, wherein the transistor is a field effect transistor (FET).			
1	16.	A circuit, as in claim 15, wherein at least one FET is a plurality of FETs.			
1	17.	A circuit, as in claim 14, where the FET is a high threshold voltage FET.			
1	18.	A circuit, as in claim 13, where the threshold drop element is a diode.			
1	19.	An integrated circuit (IC) comprising:			
2		a plurality of circuit rows;			
3		at least one low voltage island in at least one of said plurality of circuit rows,			
4	circui	circuit elements in each said at least one low voltage island being powered by a low			
5	voltag	ge $(V_{ddl})$ supply; and			
6		at least one high voltage island in said at least one of said plurality of circuit rows			
7	circui	t elements in each said at least one high voltage island being powered by a high			
8	voltag	ge $(V_{ddh})$ supply, $V_{ddh}$ being a higher voltage than $V_{ddl}$ ; and,			
9		at least one level converter comprising:			
10		a first buffer receiving an input signal from said at least one low voltage			

island, said first buffer being connected between a virtual supply and a supply

return;

11

12

13	a second buffer receiving an output of said first buffer and connected
14	between $V_{ddh}$ and said supply return; and
15	a supply select between V <sub>ddh</sub> and said virtual supply return, said supply
16	select receiving an output from said second buffer and selectively passing $V_{\text{ddh}}$ or
17	a reduced supply voltage to said virtual supply line responsive to said output from
18	said second buffer output.

- 1 20. An IC as in claim 19, wherein said second buffer is an inverter.
- 1 21. An IC as in claim 19, wherein said supply select is a supply switch in parallel
- with at least one diode, both connected between said first supply and said virtual supply.
- 1 22. An IC converter as in claim 21, wherein said supply switch is a field effect
- 2 transistor (FET) gated by said output of said second buffer and said at least one diode is a
- diode connected FET.
- 1 23. An IC as in claim 22, wherein said supply switch FET is a P-type FET (PFET)
- and said at least one diode connected FET an N-type FET (NFET) diode.
- 1 24. An IC as in claim 23, wherein said at least one diode connected NFET is a pair of
- 2 series connected NFET diodes.
- 1 25. An IC as in claim 23, wherein said second buffer is a CMOS inverter.
- 1 26. An IC as in claim 25, wherein said first buffer is a CMOS inverter.
- 1 27. An IC as in claim 25, wherein said first buffer is a logic gate.

- 1 28. An IC as in claim 25, wherein said logic gate is a NAND gate receiving a
- 2 plurality of  $V_{ddl}$  inputs.
- 1 29. An IC as in claim 23, wherein said CMOS inverter includes an NFET having a
- 2 threshold higher than other NFETs in said level converter.
- 1 30. An IC as in claim 18, wherein said reduced supply voltage is below V<sub>ddl</sub>.